



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/993,094

11/06/2001

Shigeo Matsumoto

SONYJP 3.0-217

6045

530

7590

11/15/2004

LERNER, DAVID, LITTENBERG,  
KRUMHOLZ & MENTLIK  
600 SOUTH AVENUE WEST  
WESTFIELD, NJ 07090

EXAMINER

VU, PHUONG T

ART UNIT

PAPER NUMBER

2841

DATE MAILED: 11/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/993,094

Applicant(s)

MATSUMOTO ET AL.

Examiner

Phuong T. Vu

Art Unit

2841

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 09 September 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-9 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-9 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-8 are rejected under 35 U.S.C. 102(e) as being anticipated by Clayton et al. (US 6,665,190B2). Regarding claim 1, the reference discloses an integrated circuit device 10 adapted to be loaded in host equipment comprising a substantially rectangular main body unit 16, a first set of connection terminals 22 provided at one end of said main body unit to enable electrical connection between said main body unit and the host equipment, a plurality loading sections 28 provided in said main body unit, each of said loading sections having an insertion opening along an edge of said main body unit transverse to said one end and a second set of connection terminals 20 spaced from said insertion opening, a plurality of substantially rectangular integrated circuit chips 12 assembled in respective ones of said loading sections, each of said integrated circuit chips including a built-in integrated circuit unit forming a memory unit or a logic circuit and a third set of connection terminals 14 for establishing electrical connection between said second set of connection terminals in said loading section and said integrated circuit unit, a guide support (generally comprising area which surrounds and

Art Unit: 2841

receives integrated circuit chip and guides the insertion path of the integrated circuit chip, the guide support comprises the side of 18 and 32 which face the inserted integrated circuit chip, the section of base support 31 of the main body unit which supports the inserted integrated circuit chip, and the side wall opposing side of 18 which also faces the inserted circuit chip) provided in each of said loading sections and extending in a direction transverse to said insertion opening for guiding the insertion of said integrated circuit chips into said loading sections and a controller disposed in said main body unit for controlling the writing of information signals to and the readout of information signals from said plurality of integrated circuit chips loaded in said loading sections.

Regarding claim 2, the reference discloses a memory device 10 adapted to be loaded in host equipment comprising a substantially rectangular main body unit 16, a first set of connection terminals 22 provided at one end of said main body unit to enable electrical connection between said main body unit and the host equipment, a plurality loading sections 28 provided in said main body unit, each of said loading sections having an insertion opening along an edge of said main body unit transverse to said one end and a second set of connection terminals 20 spaced from said insertion opening, a plurality of substantially rectangular memory chips 12 including a memory unit therein and a third set of connection terminals 14 for establishing electrical connection between said second set of connection terminals in said loading section and said memory unit, a guide support (generally comprising area which surrounds and receives integrated circuit chip and guides the insertion path of the integrated circuit chip, the guide support

Art Unit: 2841

comprises the side of 18 and 32 which face the inserted integrated circuit chip, the section of base support 31 of the main body unit which supports the inserted integrated circuit chip, and the side wall opposing side of 18 which also faces the inserted circuit chip) provided in each of said loading sections and extending in a direction transverse to said insertion opening for guiding the insertion of said integrated circuit chips into said loading sections and a controller disposed in said main body unit for controlling the writing of information signals to and the readout of information signals from said plurality of integrated circuit chips loaded in said loading sections.

Regarding claim 3, it may be considered that the main body is approximately in the dimensions claimed when compared to much larger devices.

Regarding claim 4, the reference teaches that the memory unit may be a flash memory.

Regarding claim 5, the reference discloses an adapter device 10 adapted to be loaded in host equipment comprising a substantially rectangular main body unit 16, a first set of connection terminals 22 provided at one end of said main body unit to enable electrical connection between said main body unit and the host equipment, a plurality loading sections 28 provided in said main body unit, each of said loading sections having an insertion opening along an edge of said main body unit transverse to said one end and a second set of connection terminals 20 spaced from said insertion opening, a plurality of substantially rectangular integrated chips 12 assembled in respective ones of said loading sections, each of said integrated circuit chips including a built-in integrated circuit unit forming a memory unit in electrical connection with said second set of

Art Unit: 2841

connection terminals in said loading section, a guide support (generally comprising area which surrounds and receives integrated circuit chip and guides the insertion path of the integrated circuit chip, the guide support comprises the side of 18 and 32 which face the inserted integrated circuit chip, the section of base support 31 of the main body unit which supports the inserted integrated circuit chip, and the side wall opposing side of 18 which also faces the inserted circuit chip) provided in each of said loading sections and extending in a direction transverse to said insertion opening for guiding the insertion of said integrated circuit chips into said loading sections and a controller disposed in said main body unit for controlling the integrated circuit chips loaded in said loading sections.

Regarding claim 6, the reference discloses a substantially rectangular integrated circuit chip 12 adapted to be loaded in an adaptor device 10 for use in host equipment, said integrated circuit chip comprising a main body unit removably insertable into the adaptor device, an integrated circuit unit disposed in said main body unit, a set of terminals 14 provided at one end of said main body for establishing an electrical connection enabling information signals to be exchanged between said integrated circuit unit and the adaptor device, a guide support unit (generally comprising area which surrounds and receives integrated circuit chip and guides the insertion path of the integrated circuit chip, the guide support comprises the side of 18 and 32 which face the inserted integrated circuit chip, the section of base support 31 of the main body unit which supports the inserted integrated circuit chip, and the side wall opposing side of 18 which also faces the inserted circuit chip) provided on a side of said main body unit for guiding the insertion of said main body unit into the adaptor device.

Art Unit: 2841

Regarding claim 7, the reference discloses that said integrated circuit chip may be a flash memory.

Regarding claim 8, the integrated circuit chip may be a logic circuit unit.

3. Claim 9 is rejected under 35 U.S.C. 102(e) as being anticipated by Fan (US 6,665,736). Regarding claim 1, the reference discloses a substantially rectangular dummy chip 501 adapted to be loaded in an adaptor device 500 for use in host equipment comprising a main body unit removably insertable into the adaptor device and a guide support unit (two parallel longitudinally extending sides of the dummy chip which would contact sidewalls of an opening of the adaptor guide and function to guide the chip) provided on a side of said main body unit for guiding the insertion of said main body unit into or removal of said main body unit from the adaptor device.

### ***Response to Arguments***

4. Applicant's arguments filed September 9, 2004 have been fully considered but they are not persuasive. In Applicant's response it was stated that the Examiner did not specifically identify any element in the cited Clayton reference which comprises a guide support and therefore the 102(e) rejection which was made was not sufficient. In the previous rejection, although the components that form the guide support were not specifically referenced with any numerals, the Examiner believed that it would be clear that the guide support is formed by the elements which surround and receive an integrated circuit chip and allow insertion of the integrated circuit chip. Applicant's own specification and figures do not show special guide features. These figures only show an opening defined by two sidewalls and a middle base portion for receiving the circuit

Art Unit: 2841

chip, much like the configuration shown in Clayton. Therefore, in the previous rejection, no reference numerals were used to designate the guide support as it was believed that this correlation was inherent and understood based on the rejection's comparison of Clayton to Applicant's disclosure. However, the guide support is clearly identified in the present rejection as comprising the side of 18 and 32 which face the inserted integrated circuit chip, the section of base support 31 of the main body unit which supports the inserted integrated circuit chip, and the side wall opposing side of 18 which also faces the inserted circuit chip. Even if a guide support was not shown or mentioned in a reference disclosing an adapter which receives an inserted circuit chip, it would be inherent that the adapter has a recess for receiving the inserted circuit chip and the such recess is bounded by walls or guides which necessarily allow the circuit chip to be inserted which would inherently function to guide the circuit chip. As mentioned above, Applicant's own specification and figures do not show special guide features. These figures only show an opening defined by two sidewalls and a middle base portion for receiving the circuit chip, much like the configuration shown in Clayton. Applicant only identifies the bottom surface 22a or the floor of the loading section as the insertion guide. Correspondingly, Clayton also necessarily provides such a floor in the loading section.

Regarding the rejection based on the Fan reference, Applicant indicates that the prior rejection does not provide any reference numeral designation for the recited guide support unit provided on the side of the main body unit as recited in the claim.

However, in Applicant's disclosure, it is mentioned that the guide units may be the units



Art Unit: 2841

characterized as 32 in figure 7. These guide units are exterior, longitudinally extending side surfaces of the main body unit. Therefore, it is believed that any exterior, longitudinally extending side surfaces of a dummy chip which would contact the side surfaces defining an insertion opening may be characterized as a guide unit since these surfaces would inherently guide the dummy chip into a corresponding insertion opening. In the previous rejection, no reference numerals were used to designate the guide unit as it was believed that this correlation was inherent and understood based on the comparison of Fan to Applicant's figure 7. In the above rejection it is specified that the guide unit comprises two parallel longitudinally extending sides of the dummy chip which contact sidewalls of an opening of the adaptor guide.

It is believed that the limitations of claims have been completely addressed.

Therefore, the rejections have been maintained.

**5. THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Art Unit: 2841

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phuong T. Vu whose telephone number is (571) 272-2111. The examiner can normally be reached on Mon. & Tues., 7:30 AM - 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David S. Martin can be reached on (571) 272-2107. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



PTVu  
Patent Examiner